

RAM Mapping 32×4 LCD Controller for I/O μC

Features

- Operating voltage: 2.4V~5.2V
- Built-in 256kHz RC oscillator
- External 32.768kHz crystal or 256kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- Built-in time base generator and WDT
- Time base or WDT overflow output

- 8 kinds of time base/WDT clock sources
- 32×4 LCD driver
- Built-in 32×4 bit display RAM
- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- Data mode and command mode instructions
- · R/W address auto increment
- Three data accessing modes
- VLCD pin for adjusting LCD operating voltage

General Description

The HT1621 is a 128 pattern (32×4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1621 makes it suitable for multiple LCD applications including LCD modules and display sub-


systems. Only three or four lines are required for the interface between the host controller and the HT1621. The HT1621 contains a power down command to reduce power consumption.

Selection Table

HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626	HT1627	HT16270
СОМ	4	4	8	8	8	8	16	16	16
SEG	32	32	32	32	48	64	48	64	64
Built-in Osc.		√	√		√	√	√	√	
Crystal Osc.	√	√		√	√	1	√		√



Block Diagram



2

Note: $\overline{\text{CS}}$: Chip selection


BZ, \overline{BZ} : Tone outputs

 \overline{WR} , \overline{RD} , DATA: Serial interface

COM0~COM3, SEG0~SEG31: LCD outputs \overline{IRQ} : Time base or WDT overflow output




Pin Assignment





Pad Assignment



Chip size: $127 \times 129 \text{ (mil)}^2$

 $[\]ensuremath{^{*}}$ The IC substrate should be connected to VDD in the PCB layout artwork.



Pad Coordinates Unit:mil

Pad No.	X	Y	Pad No.	X	Y
1	-55.04	59.46	25	58.14	-25.29
2	-58.52	22.18	26	58.14	-18.66
3	-58.52	15.56	27	58.14	-11.94
4	-58.52	5.36	28	58.14	-5.31
5	-58.52	-4.51	29	58.14	1.32
6	-58.52	-11.14	30	58.14	7.95
7	-58.52	-34.76	31	58.14	14.58
8	-58.52	-41.90	32	58.14	21.21
9	-58.52	-49.13	33	55.55	59.46
10	-58.52	-59.08	34	48.92	59.46
11	-44.07	-59.08	35	42.29	59.46
12	-31.58	-59.08	36	35.66	59.46
13	-20.70	-59.08	37	29.03	59.46
14	-13.98	-59.08	38	22.40	59.46
15	-7.05	-59.08	39	15.77	59.46
16	-0.34	-59.08	40	9.14	59.46
17	6.33	-59.08	41	2.42	59.46
18	12.96	-59.08	42	-4.21	59.46
19	19.59	-59.08	43	-10.84	59.46
20	58.14	-58.44	44	-17.47	59.46
21	58.14	-51.81	45	-24.10	59.46
22	58.14	-45.18	46	-30.73	59.46
23	58.14	-38.55	47	-38.17	59.46
24	58.14	-31.92	48	-45.39	59.46



Pad Description

Pad No.	Pad Name	I/O	Function		
1	$\overline{ ext{CS}}$	I	Chip selection input with pull-high resistor When the \overline{CS} is logic high, the data and command read from or written to the HT1621 are disabled. The serial interface circuit is also reset. But if \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the HT1621 are all enabled.		
2	$\overline{ m RD}$	I	READ clock input with pull-high resistor Data in the RAM of the HT1621 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.		
3	$\overline{ m WR}$	I	WRITE clock input with pull-high resistor Data on the DATA line are latched into the HT1621 on the ring edge of the $\overline{ m WR}$ signal.		
4	DATA	I/O	Serial data input/output with pull-high resistor		
5	VSS	_	Negative power supply, ground		
7	OSCI	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal		
6	osco	О	in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.		
8	VLCD	I	LCD power input		
9	VDD	_	Positive power supply		
10	ĪRQ	О	Time base or WDT overflow flag, NMOS open drain output		
11, 12	BZ, \overline{BZ}	О	2kHz or 4kHz tone frequency output pair		
13~16	COM0~COM3	О	LCD common outputs		
48~17	SEG0~SEG31	О	LCD segment outputs		

Absolute Maximum Ratings

Supply Voltage0.3V~5.5V	Storage Temperature50°C~125°C
Input Voltage V_{SS} -0.3 V - V_{DD} +0.3 V	Operating Temperature25°C~75°C

Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ta=25°C

G 1.1	D 4		Test Conditions	3.5	Тур.	Max.	Unit
Symbol	Parameter	$\mathbf{V_{DD}}$	Conditions	Min.			
V_{DD}	Operating Voltage	_	_	2.4	_	5.2	V
т	0 1: 0 1	3V	No load/LCD ON	_	150	300	μА
$I_{ m DD1}$	Operating Current	5V	On-chip RC oscillator	_	300	600	μΑ
I_{DD2}	0 11 0	3V	No load/LCD ON	_	60	120	μА
$^{1}\mathrm{DD2}$	Operating Current	5V	Crystal oscillator	_	120	240	μΑ
т	0 1: 0 1	3V	No load/LCD ON	_	100	200	μА
I_{DD3}	Operating Current	5V	External clock source	_	200	400	μΑ
т	G. B. G.	3V	No load	_	0.1	5	μА
I_{STB}	Standby Current	5V	Power down mode		0.3	10	μΑ
77	7 77 77 77 77	3V		0	_	0.6	V
$ m V_{IL}$	Input Low Voltage	5V	DATA, \overline{WR} , \overline{CS} , \overline{RD}	0	_	1.0	V
7.7	Input High Voltage	3V	DAMA WD GG DD	2.4	_	3.0	V
V_{IH}		5V	$\overline{\mathrm{DATA}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}, \overline{\mathrm{RD}}$	4.0	_	5.0	V
т		3V	V _{OL} =0.3V	0.5	1.2	_	mA
I_{OL1}	$DATA, BZ, \overline{BZ}, \overline{IRQ}$	5V	$V_{\rm OL}$ =0.5 V	1.3	2.6	_	mA
т	DAMA DZ <u>DZ</u>	3V	V_{OH} =2.7V	-0.4	-0.8	_	mA
I_{OH1}	$\overline{\mathrm{DATA}}, \overline{\mathrm{BZ}}, \overline{\overline{\mathrm{BZ}}}$	5V	V_{OH} =4.5V	-0.9	-1.8	_	mA
т	LCD Common Sink	3V	V _{OL} =0.3V	80	150	_	μА
$ m I_{OL2}$	Current	5V	$V_{\rm OL}$ =0.5 V	150	250	_	μA
т	LCD Common Source	3V	V_{OH} =2.7V	-80	-120	_	μА
$I_{ m OH2}$	Current	5V	V_{OH} =4.5V	-120	-200	_	μА
т	LCD Segment Sink	3V	$V_{\rm OL}$ =0.3 V	60	120	_	μΑ
$ m I_{OL3}$	Current	5V	$V_{\rm OL}$ =0.5 V	120	200	_	μA
Т	LCD Segment Source	3V	V_{OH} =2.7 V	-40	-70	_	μΑ
$I_{ m OH3}$	Current	5V	V _{OH} =4.5V	-70	-100		μА
D	D. II L'al Davista	3V		40	80	150	kΩ
R_{PH}	Pull-high Resistor	5V	DATA, $\overline{\mathrm{WR}}$, $\overline{\mathrm{CS}}$, $\overline{\mathrm{RD}}$	30	60	100	kΩ




A.C. Characteristics

Ta=25°C

a	.	'	Test Conditions	3.50		7.5	
Symbol	Parameter	$\mathbf{v_{DD}}$	Conditions	Min.	Тур.	Max.	Uni
f_{SYS1}	System Clock	3V	On-chip RC oscillator	_	256	_	kHz
		5V		_	256	_	kHz
c	G . G1 1	3V		_	32.768	_	kHz
$f_{\rm SYS2}$	System Clock	5V	Crystal oscillator	_	32.768	_	kHz
r	G , G1 1	3V	D	_	256	_	kH
$f_{\rm SYS3}$	System Clock	5V	External clock source	_	256	_	kH:
		_	On-chip RC oscillator	_	f _{SYS1} /1024	_	Hz
$\mathbf{f}_{\mathrm{LCD}}$	LCD Clock	_	Crystal oscillator	_	f _{SYS2} /128	_	Hz
		_	External clock source		$f_{SYS3}/1024$	_	Hz
$t_{\rm COM}$	LCD Common Period	_	n: Number of COM		n/f _{LCD}	_	s
$f_{ m CLK1}$	Sorial Data Clask (WP nin)	3V	Duty ovel 50%		_	150	kH:
¹CLK1	Serial Data Clock (WR pin)	5V	Duty cycle 50%	_	_	300	kH:
$ m f_{CLK2}$	Sorial Data Clask (DD min)	3V	Duty ovala 50%	_	_	75	kH
¹CLK2	Serial Data Clock (RD pin)		Duty cycle 50%	_	_	150	kH:
f_{TONE}	Tone Frequency	_	On-chip RC oscillator	_	2.0 or 4.0	_	kH:
$t_{\rm CS}$	Serial Interface Reset Pulse Width (Figure 3)	_	$\overline{ ext{CS}}$		250	_	ns
		3V	Write mode	3.34	_	_	
tarr	$\overline{ m WR}, \overline{ m RD}$ Input Pulse Width	3 V	Read mode	6.67	_	_	μs
${ m t_{CLK}}$	(Figure 1)	5V	Write mode	1.67	_	_	
		ον	Read mode	3.34	_	_	μs
t_r, t_f	Rise/Fall Time Serial Data	3V			120		ns
or, o	Clock Width (Figure 1)	5V	_		120		115
$t_{\rm su}$	Setup Time for DATA to WR, RD Clock Width (Figure 2)	3V 5V	_	_	120	_	ns
$t_{ m h}$	Hold Time for DATA to \overline{WR} ,	3V			120		ns
~ ₁₁	RD Clock Width (Figure 2)	5V			120		113
t_{su1}	Setup Time for \overline{CS} to \overline{WR} , \overline{RD} Clock Width (Figure 3)		_	_	100	_	ns
		5V					
t_{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	3V 5V	<u> </u>		100	_	ns
	Clock Wideli (Figure 0)	οV					





VALID DATA DB GND V_{DD} WR, RD 50% —GND

Figure 1





Figure 3

Figure 2

Functional Description

Display memory - RAM

The static display memory (RAM) is organized into 32×4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:



RAM mapping

System oscillator

The HT1621 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (256kHz), a crystal oscillator (32.768kHz), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is, however, available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to



enter the power down mode, similar to the case in the external 256kHz clock source operation. At the initial system power on, the HT1621 is at the SYS DIS state.


Time base and Watchdog Timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of an internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the IRQ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.


$$f_{WDT} = \frac{32kHz}{2^n}$$

where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (256kHz), or an external frequency of 256kHz.

If an on-chip oscillator (256kHz) or an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates the WDT time-out flag output (connect the WDT time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRQ pin, and the output of the time base generator is connected to the \overline{IRQ} pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR



System oscillator configuration



Timer and WDT configurations



Name	Command Code	Function
LCD OFF	100000000000X	Turn off LCD outputs
LCD ON	1000000011X	Turn on LCD outputs
BIAS & COM	1000010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option

TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT time-out occurs, the \overline{IRQ} pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the \overline{IRQ} output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the \overline{IRQ} EN or the \overline{IRQ} DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out flag appear on the IRQ pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the HT1621 will continue working until system power fails or the external clock source is removed. After the system power on, the $\overline{\text{IRQ}}$ will be disabled.

Tone output

A simple tone generator is implemented in the HT1621. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} , which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs, namely BZ and \overline{BZ} , are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the BZ outputs will remain at low level.

LCD driver

The HT1621 is a 128 (32×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1621 suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. The value of the driving clock is always 256Hz even when it is at a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD



OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel related commands. Using the LCD related commands, the HT1621 can be compatible with most types of LCD panels.

Command format

The HT1621 can be configured by the S/W setting. There are two mode commands to configure the HT1621 resources and to transfer the LCD display data. The configuration mode of the HT1621 is called command mode, and its command mode ID is 1 0 0. The command mode consists of a system configuration command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely 100, can be omitted. While


the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\rm CS}$ pin should be set to "1" and the previous operation mode will be reset also. Once the $\overline{\rm CS}$ pin returns to "0" a new operation mode ID should be issued first.

Interfacing


Only four lines are required to interface with the HT1621. The $\overline{\text{CS}}$ line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1621. If the CS pin is set to 1, the data and command issued between the host controller and the HT1621 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1621. The DATA line is the serial data input/output line. Data to be read or written or commands to be written have to be passed through the DATA line. The \overline{RD} line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the \overline{RD} signal. The \overline{WR} line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1621 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the HT1621. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by being connected with the IRQ pin of the HT1621.



Timing Diagrams












READ-MODIFY-WRITE mode (command code: 101)



READ-MODIFY-WRITE mode (successive address accessing)








Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.



Application Circuits

Host controller with an HT1621 display system



Note: The connection of \overline{IRQ} and \overline{RD} pin can be selected depending on the requirement of the μC .

The voltage applied to $V_{LCD}\ \mbox{pin}$ must be lower than $V_{DD}.$

Adjust VR to fit LCD display, at V_DD=5V, V_LCD=4V, VR=15k Ω ±20%.

Adjust R (external pull-high resistance) to fit user $\ s$ time base clock.



Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ- MODIFY- WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	100	0000-0000-X	С	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD bias generator	Yes
LCD ON	100	0000-0011-X	C	Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	C	Disable time base output	
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	C	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	C	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscillator	
RC 256K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	C	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
TONE 4K	100	010X-XXXX-X	C	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	C	Tone frequency, 2kHz	
$\overline{\text{IRQ}}$ DIS	100	100X-0XXX-X	С	Disable $\overline{\text{IRQ}}$ output	Yes



Name	ID	Command Code	D/C	Function	Def.
ĪRQ EN	100	100X-1XXX-X	С	Enable $\overline{ ext{IRQ}}$ output	
F1	100	101X-X000-X	С	Time base/WDT clock output:1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	С	Time base/WDT clock output:2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	С	Time base/WDT clock output:4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	С	Time base/WDT clock output:8Hz The WDT time-out flag after: 1/2 s	
F16	100	101X-X100-X	C	Time base/WDT clock output:16Hz The WDT time-out flag after: 1/4 s	
F32	100	101X-X101-X	С	Time base/WDT clock output:32Hz The WDT time-out flag after: 1/8 s	
F64	100	101X-X110-X	С	Time base/WDT clock output:64Hz The WDT time-out flag after: 1/16 s	
F128	100	101X-X111-X	С	Time base/WDT clock output:128Hz The WDT time-out flag after: 1/32 s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A5~A0 : RAM addresses D3~D0 : RAM data

D/C : Data/command mode Def. : Power on reset default

All the bold forms, namely 1 10, 101, and 100, are mode commands. Of these, 100 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 256kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1621 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1621.



Holtek Semiconductor Inc. (Headquarters)

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999 Fax: 886-3-563-1189

Holtek Semiconductor Inc. (Taipei Office)

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

 $Fax: 886\text{-}2\text{-}2782\text{-}7128 \ (International \ sales \ hotline)$

Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

Copyright © 2000 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.